Wafer warpage can affect device performance, reliability and linewidth control in various processing steps in microelectronics manufacturing. Early detection will minimize cost and processing time. We have previously demonstrated an on-line approach for detecting wafer warpage and the profile of the warped wafer. The proposed approach demonstrates that the profile of the wafer can be computed during thermal processing steps in the lithography sequence. However, the approach is computationally intensive and information is made available at the end of the thermal processing step. Any attempts at real-time correction of the wafer temperature are thus not possible. In this paper, we proposed an in situ approach to detect wafer warpage and its profile midway through the thermal process. Based on first principles thermal modelling, we are able to detect and estimate the profile of a warped wafer from available temperature measurements. The proposed approach can be implemented on conventional thermal processing systems. Experimental results demonstrate the feasibility and repeatability of the approach. A 75% improvement in computational time is achieved with the proposed approach.
Introduction
Warped wafers are commonly found in microelectronics processing. Wafer warpages of up to 260 µm are observed [1] in silicon thinning and stress relief. Gettering and dislocation density in silicon wafers also affect wafer warpages; Kishino et al [2] reported a warpage range from 40 to 120 µm for a change of 1000 cm −3 in dislocation density. Fukui and Kurita [3] reported that warpage of up to 60 µm is induced during the processing of InP wafers. Warpage can also affect device performance, reliability and linewidth or critical dimension (CD) control in various microlithographic patterning steps. Warped wafers also result in different processing conditions in other processing steps such as rapid thermal processing [4] . Current techniques for measuring wafer warpage include capacitive measurement probe [5] , shadow moiré technique [6] and pneumatic electro-mechanical technique [7] . These are mainly off-line methods where the wafer has to be removed from the processing equipment and placed in the metrology tool resulting in increased processing steps, time and cost.
In this work, we present an in situ approach to detect and estimate the profile of warped wafers during the lithography process in microelectronics processing. Figure 1 shows a typical lithography sequence [4] . When a wafer at room temperature is placed on the bake plate, the temperature of the bake plate drops at first but recovers gradually because of closed-loop control. Different air-gap sizes will result in different temperature drops in the bake plate due to the difference in the air-gap/thermal resistance between the substrates and the bake plate. Warped wafers will affect the various baking steps in the lithography sequence [8] . In lithography, any drifts and variations in the process variables such as exposure doses, temperature, resist thickness, developer concentration, etc will affect the final CD. Among the process parameters, temperature is one of the most significant process parameters that can affect the CD. Warpage can result in a non-uniform temperature distribution across the wafer. For every degree variation in wafer temperature uniformity during the baking process, CD can vary by as much as 20 nm [9] . A 9% variation in CD per 1
• C variation in temperature has been reported for a deep ultraviolet (DUV) resist [10] . Temperature uniformity control is thus an important issue in photoresist processing with stringent specifications [11] . For some critical bake processes such as post-exposure bake (PEB), temperature uniformity as stringent as ± 0.1
• C is required. A number of recent investigations also showed the importance of proper bake-plate operation on linewidth or CD control [8, [12] [13] [14] [15] [16] .
We have previously demonstrated that by monitoring the temperature drop of a conventional single-zone bake plate during the thermal processing steps in microlithography, we are able to detect wafer warpage fault [17] . We also showed that extension to a multi-zone system is possible with advanced signal processing techniques [18] . However, the method in [18] can only provide information on the warpage at the end of the bake process, as such any active correction of wafer temperature in real time is not possible. In this paper, we extend the approach in [17] to a multi-zone system for in situ estimation of the profile of the warped wafer. It can be shown that the maximum dropped point of the plate temperature at each zone is sufficient to extract information on the warped wafer. We note that the proposed technique requires no extra processing steps and is an in situ approach. The proposed approach is also simple and fast for implementation compared to our previous method [18] . This paper is organized as follows. In section 2, a detailed thermal model is presented for estimating the wafer warpage profile. Explicit solution of the bake-plate temperature profile will be provided. Experimental results are given in section 3 to demonstrate the proposed method. Finally, conclusions are given in section 4.
Modelling of the baking process
In this section, a brief description of the baking process is first provided. Next, the model for the baking process which will be used subsequently for the estimation of the wafer warpage profile is presented.
Baking of silicon wafers in lithography
Baking of semiconductor wafers is commonly performed by the placement of the substrate on a heated bake plate for a given period of time. The heated bake plate is usually of large thermal mass and held at a constant temperature by a feedback controller that adjusts the heater power in response to a temperature sensor embedded in the bake plate near the surface. The wafers are usually placed on proximity pins of the order of 100-200 µm to create an air gap so that the bake plate will not contaminate the wafers. As wafers can warp up to 100 µm from centre to edge, the percentage change in the air gap between the wafer and the bake plate can be substantial resulting in a significant variation in the bake-plate temperature [17] .
When a wafer at room temperature is placed on the bake plate, the temperature of the bake plate drops to a minimum point and recovers gradually because of closed-loop control, as shown in figure 3 . A flat wafer is used for experimental runs (a)-(c) and a warped wafer is used for experimental runs (d) and (e). Since the bake-plate temperature measurements are readily available, detection of wafer warpage is possible. We note that this is an in situ approach compared to conventional off-line methods discussed earlier. For a conventional thermal processing system, the proposed approach will provide the user with the information on the degree of warpage; information on the profile of the warpage is not possible due to the fact that the bake plate is single zone. To estimate the profile of the wafer, multiple-temperature measurement of the bake plate is required; this is only possible with a multi-zone bake plate with integrated temperature sensing within each zone. In this work, a programmable thermal processing module is developed to provide in situ estimation of the warped wafer profile. The multi-zone system is comprised of an array of heating zones that allow spatial control of temperature in non-symmetric configurations. A resistive heating element is embedded within each of the heating zones. Each heating zone is configured with its own temperature sensor and electronics for feedback control. Each heating zone is separated with a small air gap of approximately 50 mils. The fact that the zones are spatially disjoint ensures no direct thermal coupling between the zones, enhancing controllability. Its small thermal mass allows for fast dynamic manipulation of the temperature profile. Depending on the application, the number of zones of the bake plate can easily be configured. Figure 4 shows the multi-zone system.
The profile of the warped wafer can be estimated as follows. A detailed thermal model of the system is first developed. The relationship between the air gaps and the maximum temperature drops in the various zones can be obtained by solving the derived thermal equations. Next, the plate temperatures during the baking process are monitored and collected. The measured maximum temperature drops are then used to extract the various air gaps from which the profile of the wafer is estimated.
Thermal modelling
Spatial distribution of temperature and other quantities in a silicon wafer is most naturally expressed in a cylindrical coordinate system. The assumed system consists of three sections: the bake plate, air gap and wafer. Expressed in terms of this cylindrical coordinate system, the partial differential equation of heat conduction in the wafer is
where T is the temperature, k is the thermal conductivity, ρ is the mass density and C is the specific heat. The values of k and C are assumed to depend on temperature but not on time or position; if thermal expansion is neglected, the value of ρ can be fixed (note that the value of ρ is not fixed for air).
A commonly used numerical method of solution is the finite-difference method. The partial differential equation of heat conduction is approximated by a set of algebraic equations for temperature at a number of nodal points. The finitedifference form of the heat equations can be developed by replacing the partial derivatives of temperature in the heat conduction equation with their equivalent finite-difference form or by writing an energy balance for a differential volume element. The system is discretized spatially into N radial elements. The energy balance equations for the system are as follows:
where T wi is the ith wafer element temperature above ambient, T pi is the ith bake-plate element temperature above ambient, C pi is the thermal capacitance of the ith plate element, C wi is the thermal capacitance of the ith wafer element, R pi is the thermal conduction resistance between the ith and (i + 1)th plate elements if i < N or thermal convection loss of the ith plate element in the radial direction if i = N, R wi is the thermal conduction resistance between the ith and (i + 1)th wafer elements if i < N or thermal convection loss of the ith wafer element in the radial direction if i = N, R wzi is the thermal convection loss of the ith wafer element in the z-direction, R ai is the thermal conduction resistance between the ith plate and ith wafer elements, and q i is the power into the ith plate element.
The various thermal resistances and capacitances are given by
where A zi is the cross-sectional area of element i normal to the axial heat flow, t p and t w are the bake-plate thickness and wafer thickness, respectively, and t ai is the air gap between the ith wafer and bake-plate elements. k a , k p and k w are the thermal conductivities of air, bake plate and wafer, respectively. h is the convective heat transfer coefficient. ρ p and ρ w are the densities of the bake plate and wafer, respectively. c p and c w are the specific heat capacities of the bake plate and wafer, respectively. The width of each element is given by
Our objective here is to obtain an analytical expression for the minimum point of the bake-plate temperature profile. Without loss of generality, we will demonstrate our proposed approach on a two-zone system as shown in figure 2. For the two-zone system, equations (3)- (7) reduce to
From equations (10) and (11), the relationships between the wafer and bake-plate steady-state temperatures, T w1 (∞), T w2 (∞), T p1 (∞) and T p2 (∞), are given as Bake-plate temperature (deg C)
Centre zone, θ p1
Edge zone, θ p2 where
.
Next, at the start of an experiment (t = 0), a wafer at ambient temperature (T wi (0) = 0) is placed on the bake plate which is maintained at a particular steady-state temperature. Note in figure 3 that the bake-plate temperature drops before it recovers to its original temperature, i.e. T pi (0) = T pi (∞). To simplify our analysis, the following new variables are introduced:
Equations (8)- (11) can now be expressed as
Taking Laplace transformation of equations (14)- (17 
w1 (s) sC w1 +
w2 (s) sC w2 +
where
In this work, conventional proportional-integral (PI) controllers are used to control the two heater zones. The control efforts, u 1 and u 2 in equations (18) and (19) , can be obtained from equations (A.3) and (A.4).
Next, solving equations (18)- (21) (detailed derivation is provided in the appendix), explicit expressions for the plate temperature in the respective zones are given by
The bake-plate temperature in each zone dropped to a minimum temperature before recovering. These two minimum temperature points (or maximum temperature drop points) can be found by differentiating equations (22) and (23) and equating to zero. The average air gap between the wafer and the plate in each zone can then be obtained based on the maximum drop point of the plate temperature profile as illustrated in the next section.
Experimental results
The experimental setup follows that of Tay et al [18] and is shown in figure 2 . A photograph of the experimental setup Density of aluminium ρ p = 2700 kg m
Specific heat capacity of silicon c w = 0.75 kJ kg
Specific heat capacity of aluminium c p = 0.917 kJ kg
Thermal conductivity of air
Thermal conductivity of silicon
Thickness of wafer t w = 750 µm is shown in figure 4 . In order to demonstrate the proposed approach, the warpage of the wafer was created mechanically as shown in figure 2 . By mechanically pressing the centre of the wafer, a wafer of known warpage is created. The amount of displacement is determined via the thickness of the thermal insulating tape. A micrometre resolution gauge can also be used to verify this by positioning it on the top of the rod. The PI controller parameters for the centre and edge zones are given by K C1 = 14.0, T I1 = 300 and K C2 = 45.0, T I2 = 300, respectively. Resistive temperature detectors (RTDs) embedded in each zone of the bake plate were used for temperature measurement. The experiments were conducted at a set point of 90
• C with a sampling and control interval of 0.5 s. This temperature corresponds to a soft-bake condition for photoresist processing [19] .
System calibration
Most thermophysical properties are temperature dependent. However, for the temperature range of interest from 15
• C to 150
• C, it is reasonable to assume that they remain fairly constant and can be obtained from handbooks [20, 21] and are tabulated in table 1. The various thermal capacitances and resistances are computed and tabulated in table 2. To obtain a more accurate and realistic model, parameters that we do not have full knowledge of are estimated. For a given bake plate, the bake-plate element thermal capacitances (C p1 and C p2 ) are expected to be fixed and hence can be determined a priori. Experimental run (a) in figure 3 was used to determine the plate element thermal capacitances, C p1 and C p2 , respectively. Figure 5 . Maximum temperature drops versus air gaps (for a two-zone system). Table 2 . Thermal capacitances and resistances of the bake plate.
Thermal capacitances and resistances
Values
The experiment was conducted by dropping a flat wafer on the bake plate with a known air gap of t a = 55 µm. Since the respective air gaps are known (i.e. t a1 and t a2 ), the air-gap resistances R a1 and R a2 can be computed as
From experimental run (a), the maximum temperature drops in the two zones are given by θ p1 (t) = −2.02 and θ p2 (t) = −1.75, respectively.
Substituting the various variables into equations (22) and (23), and solving them numerically gives C p1 = 0.208 kJ K −1 and C p2 = 0.738 kJ K −1 .
Estimation of wafer warpage
Once the wafer, bake-plate and PI controller parameters are known, values of the average air gaps in the two zones, t a1 and t a2 , can be used to obtain R a1 and R a2 after which the model in equations (22) and (23) can be solved for the maximum drops in temperature. A plot of the air gaps, t a1 and t a2 , versus the maximum temperature drops in θ p1 (t) and θ p2 (t) is shown in figure 5 . Experimental runs (b) and (c) in figure 3 show the results when a flat wafer is dropped on the bake plate. The proximity pin heights, l p , for runs (b) and (c) are 110 µm and 165 µm, respectively. The maximum temperature drops in θ p1 (t) and θ p2 (t) for the experiments and the corresponding average air gaps, t a1 and t a2 , read from the two surfaces in figure 5 are tabulated in table 3. A good measure of the warpage extent is to measure the deviation of the average air gap from the proximity pin height. δ 1 and δ 2 in experimental runs (b) and (c) are close to zero as expected since the wafer is flat.
Experimental runs (d) and (e) in figure 3 show the results when a wafer with centre-to-edge warpage of 110 µm is dropped on the bake plate with different proximity pin heights. The proximity pin heights, l p , for runs (d) and (e) are 220 µm and 165 µm, respectively. The maximum temperature drops and the estimated air gaps for the two runs are also tabulated in table 3. δ 1 and δ 2 in experimental runs (d) and (e) are approximately the same. Based on the estimated δ 1 and δ 2 together with the proximity pin height, the profile of the wafer can be obtained by extrapolation as shown in figure 6 (based on experimental run (e)). An estimated warpage of 106 µm from centre-to-edge for the warped wafer is obtained. Experimental run (f ) in figure 3 shows the results for the case of a wafer with a centre-to-edge warpage of 165 µm and a proximity pin height of 275 µm.
These two sets of experimental runs ((b), (c) and (d), (e)) demonstrate the feasibility of the approach in that different bake systems might have different proximity pin heights, however the degree of warpage should be the same for the same wafer. We expect accuracy to improve if the number of zones in the bake plate is increased. The repeatability of the approach is also demonstrated in figure 6 . Each experimental run ((b)-(e)) is repeated five times, and deviations obtained are all within ±10 µm of the actual profile.
In this work, we only use a single point (the maximum temperature drop point in each zone of the bake plate) for warpage estimation. It is faster for implementation compared to our previous method in which the complete temperature trajectory of the bake plate is used for warpage estimation. Once the model of maximum temperature drops versus air gaps in figure 5 is obtained, using functions from Matlab toolbox, it only takes about 0.02 s (tic.m, toc.m) to obtain the air gaps with the values of maximum drops on a Pentium R M 1033 MHz processor. However, using the method in [18] , it takes about 1.5 s to identify the air gap (idgrey.m, pem.m) with the temperature trajectory of the bake plate.
A further advantage of the proposed approach includes the possibility of real-time control of the wafer temperatures. Since the degree of wafer warpage can be detected once the maximum drop point is known, the wafer temperature can also be estimated (using equations (12) and (13)) and hence controlled in real time to the desired set point. This would not be possible using the method in [18] which will only provide the warpage information at the end of the baking process.
Conclusions
The lithography manufacturing process will continue to be a critical area in semiconductor manufacturing that limits the performance of microelectronics. Enabling advancements by computational, control and signal processing methods is effective in reducing the enormous costs and complexities associated with the lithography sequence. In this paper, we have presented a fast and in situ approach to detect and estimate warpage in semiconductor substrates. Based on first principles modelling of the thermal system and by monitoring the bake-plate temperature during the baking of a wafer in microlithography, we are able to estimate the profile of the wafer from available temperature measurements in real time. Experimental results have demonstrated the feasibility and repeatability of the approach.
Appendix. Detailed derivation of the plate temperatures
This appendix shows the derivations of equations (22) 
